Design And Reuse SoC News Alert

August 17, 2004

Welcome to issue of August 17, 2004 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: TRUE CIRCUITS, INC.

True Circuits, Inc. offers a family of award-winning clock generator, deskew, low-bandwidth and spread-spectrum PLLs and DDR DLLs that spans nearly all performance points and features typically requested by ASIC and FPGA designers.
These high-quality, low-jitter, silicon-proven hard macros are available for immediate delivery in a range of frequencies, multiplication factors, sizes and functions in TSMC, UMC and Chartered processes from 0.25um to 90nm.
Call (650) 691-2500 or visit http://www.truecircuits.com/dr9.

Graphics acceleration for volume-market wireless devices from Bitboys

Picture Enhancement Processor from Zoran Corporation

12-Bit 40/80MSPS 1.8V A/D Converter from Alpine Integrated Circuit Innovations

High performance, low gate count vertex geometry and general media processor hardware IP core from Falanx Microsystems

Hand in Asynchronous design package from Handshake Solutions

FFT for combined Radix 2, 3, and 4 operations from Athena

SMIC 0.18um Synchronous Via1 Programmable ROM Compiler from Verisilicon

Ultra Low Power LDO from ChipIdea Microelectronics

Wanted IPs :

SD/MMC host controller

Collaboration Makes New Commercial Ultra Low-Power Solution Accessible To Designers

PCI Express requires ATE strategy

'Divide and conquer' with verification IP (by Kevin Silver, Denali Software)

Understand China or lose edge, analyst warns

IP/SOC PRODUCTS

Tensilica Supports Adaptive Multi-Rate Speech Codec On Its Xtensa HiFi Audio Engine

MIPS Technologies Introduces New System Controller for 24K(tm) Core

Oki's 0.15um ARM Core First ARM-based IP to Achieve 0.15um Silicon Verified Silver Status at UMC

Bitboys Introduces New Graphics Processors for Wireless Devices

STRUCTURED ASIC

LSI Logic Broadens Processor Offering For Rapidchip Platform ASIC Designs

FOUNDRIES

LogicVision Provides UMC Customers with Enhanced Wafer Yield Solution

Top Ten 2004 Pure-Play Foundry Ranking Released; "Big 3" become "Big 4" as China-based SMIC joins ranks

BUSINESS

ARM Acquires Axys Design Automation, Inc.

Zoran and Falanx partner to provide high quality 3D core engine for multimedia mobile phones

DEALS

Bitboys Licenses G34 Graphics Processor to NEC Electronics

PEOPLE

MoSys Strengthens Board of Directors; Independent Directors Tommy Eng, Chi-Ping Hsu and Jim Kupec Bring Significant Industry and Management Expertise

EMBEDDED SYSTEMS

Atmel Corporation and Figure 8 Wireless Announce Unified ZigBee Solution

Transdimension introduces Family of Development kits for USB On-The-Go controller

Embedded Linux gains on Microsoft, Wind River

FPGA/CPLD

Aviom Chooses Actel as FPGA Supplier-of-Choice for Advanced Audio Network Products

EDA

Tharas Systems introduces T-FORCE for Verification

SPONSORED BY: SAFENET, INC.

Network Security Webinar - "How To Integrate High-Performance IPS Systems Into Next-Generation Network Appliances"

New threats and vulnerabilities require new high-performance IPS solutions for network protection. Join the security experts from SafeNet and Frost & Sullivan on August 19 at 1:00 PM (Eastern), and learn how to integrate advanced IPS and firewall systems into your ASICs, network processors and appliances, to provide powerful yet cost-effective network protection solutions.

Click here to sign up for this free Webinar today!

IP/SOC 2004
Grenoble, France
December 8-9, 2004

D&R Silicon IP / SoC Catalog :
The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

D&R Software IP Catalog :
A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

D&R Verification IP Catalog :
Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)

Search for Silicon IP

Search for Verification IP

Search for Software IP

DESIGN AND REUSE S.A.

Corporate Headquarters:
12 rue Ampere
BP 267
38 016 Grenoble Cedex 1
FRANCE
Tel: +33 476 21 31 02
Fax: +33 476 49 00 52

US office:
5600 Mowry School Road
Suite 180
Newark, CA 94560
USA
Tel: +1 510 656 1445
Fax: +1 510 656 0995

REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

UPDATE YOUR PROFILE / UNSUBSCRIBE :
You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

* If you wish to unsubscribe, you can do it there

* If you need to change the e-mail address at which you receive this newsletter, you can do it there

* If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there

The SoC News Alert can be delivered :
- Twice a week, once a week or once a month
- In html or text format

COMMENTS / SUGGESTIONS / QUESTIONS:
Anything about the contents of this alert can be directed to : support@design-reuse.com

PASS IT ON. . .
Feel free to forward this newsletter to your colleagues.